All roles at Cisco
63open semiconductor roles
Ciscocompany
Semiconductorfull board →
63 roles
FPGA DeveloperLysaker, NorwayASIC Engineering Analog Design Leader | high-speed optical transceiver circuits (modulator drivers, TIAs, CDRs, PLLs, ADC/DAC) | 12+ years, BangaloreBangalore, IndiaDesign Verification Engineering Lead - Silicon OneSan Jose, California, USASIC Design Verification EngineerSan Jose, California, USASIC Design Verification Engineer - 5 years to 13Years - BangaloreBangalore, IndiaASIC Engineering Technical Leader - EmulationSan Jose, California, USASIC Design Verification Emulation EngineerSan Jose, California, USASIC Design Verification EngineerSan Jose, California, USASIC Engineering Technical LeaderBangalore, IndiaASIC Design Engineering Technical LeaderSan Jose, California, USASIC Engineer - SDCSan Jose, California, USASIC Design EngineerSan Jose, California, USDesign Verification Engineer - Acacia NetworksHolmdel, New Jersey, USASIC Design Engineer Technical LeadSan Jose, California, USASIC Engineering Technical Leader- DFTSan Jose, California, USASIC Design Verification EngineerSan Jose, California, USASIC Design Verification EngineerSan Jose, California, USASIC Physical Design Technical LeadSan Jose, California, USFull-Chip Physical Design EngineerArmeniaASIC Design Verification Technical Leader - Acacia (hybrid)Austin, Texas, USPhysical Design ManagerCaesarea, IsraelAnalog/mixed-signal IC Design Developer (Hybrid)Kanata, Ontario, CanadaASIC Engineering Technical Leader (Onsite)San Jose, California, USAnalog Layout DesignerCaesarea, IsraelAnalog/mixed-signal IC Design Engineer - Acacia (Hybrid)San Jose, California, USASIC/SoC Physical Design Engineer - 7 to 10 years - PunePune, IndiaASIC DFT Engineer || DFT/ATPG/MBIST/SCAN/JTAG || 8+ yearsBangalore, IndiaFPGA HW Engineering Technical LeaderSan Jose, California, USASIC Packaging Signal Integrity Hardware Engineering Technical Lead (Remote)San Jose, California, USASIC Design Verfication Engineer II (Full Time) - United StatesSan Jose, California, USASIC Design Verification Engineering Technical LeaderSan Jose, California, USASIC Design Verification Engineering Technical LeaderSan Jose, California, USASIC EngineerZhubei, TaiwanASIC EngineerArmeniaASIC Engineer || Design Verification || Exp 8+ YearsBangalore, IndiaASIC Engineering Technical LeaderNuremberg, GermanyASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 years| Pune)Pune, IndiaASIC Packaging Development Technical LeaderTaipei, TaiwanASIC DFT Engineer - 4 to 8 yrsBangalore, IndiaASIC DFT Engineer - 7 to 10 yrsBangalore, IndiaASIC Design Verification EngineerSan Jose, California, USComponent Engineer - Semiconductor DevicesSan Jose, California, USASIC EngineerBangalore, IndiaASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |12-16 years| Pune)Pune, IndiaASIC Engineering Digital Design Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 12-16 Years | Pune)Pune, IndiaPhysical Design Engineer II (Full Time) - United StatesMaynard, Massachusetts, USASIC Physical Design EngineerMaynard, Massachusetts, USCAD/Methodology Physical Design Team LeadBangalore, IndiaASIC DFT Engineering Technical Leader | Scan, ATPG, MBISTBangalore, IndiaASIC Engineering Technical Leader- STASan Jose, California, US
View all 63 semiconductor roles at Cisco