Power Management Silicon Validation Engineer

Google · New Taipei, Banqiao District, New Taipei City, Taiwan

Google engineers develop the next-generation technologies that change how users connect, explore, and interact with information and one another. As a member of an extraordinarily creative, motivated and talented team, you develop new products that are used by millions of people. We need our engineers to be versatile and passionate to take on new problems as we continue to push technology forward. If you get excited about building new things and working across discipline lines, then our team might be your next career step.

In this role, you will be a part of Google’s Silicon team, working to enable Google’s continuous innovations. You'll be responsible for bare-metal and operating system based validation, including both pre-silicon verification and post-silicon bring-up and validation, ensuring the delivery of high-quality silicon.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, a related field, or equivalent practical experience.
  • 3 years of experience developing random stress tests, silicon validation frameworks, or related infrastructure.
  • Experience programming in C/C++.
  • Experience in Advanced RISC Machines (ARM) architecture and in IP level power management, Dynamic Voltage and Frequency Scaling (DVFS), or SoC/CPU/memory power management.

Preferred qualifications:

  • Experience executing tests on emulation platforms or Field Programmable Gate Array (FPGA) and with board level debug.
  • Experience with complex system debug, embedded operating systems, and bare metal programming.
  • Experience with JTAG debuggers (e.g., Lauterbach).
  • Knowledge of low power design and architecture techniques.
  • Knowledge of operating system fundamentals.
  • Familiarity with Power Management Integrated Circuit (PMIC) and power modeling techniques.
Apply →