SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-10 04:00 UTC·© 2025–2026 RoleSuite
← Back to listings

SoC Physical Design Methodology Engineer

Apple · San Jose

At Apple, we work every single day to craft products that enrich people's lives! Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You’ll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining our group means you’ll be responsible for crafting and building the technology that fuels Apple’s devices. Together, we will enable our customers to do all the things they love with their devices! In this highly visible role, you will be a part of a critical team responsible for physical verification of an SOC.
Apply →

Other roles at Apple

  • SA-Expert (Saudi and GCC Nationals)Saudi Arabia
  • SA-Technical Expert (Saudi and GCC Nationals)Saudi Arabia
  • SA-Operations Expert (Saudi and GCC Nationals)Saudi Arabia
  • SA-Business Expert (Saudi and GCC Nationals)Saudi Arabia
  • SA-Genius (Saudi and GCC Nationals)Saudi Arabia
  • SA-Creative Pro (Saudi and GCC Nationals)Saudi Arabia
  • SA-Genius Admin (Saudi and GCC Nationals)Saudi Arabia
  • SA-Technical Specialist (Saudi and GCC Nationals)Saudi Arabia
  • SA-Business Pro (Saudi and GCC Nationals)Saudi Arabia
  • SA-Specialist (Saudi and GCC Nationals)Saudi Arabia

More Semiconductor roles

  • TPU RTL Design Engineer, Networking, Inter-Chip InterconnectsGoogle · Sunnyvale, CA, USA
  • Sr. Staff Physical Design Timing Engineer (STA)Lightmatter · Boston, MA
  • FPGA Verification Engineer, Air VehiclesAnduril Industries · Costa Mesa, California, United States
  • Traffic DesignerAlfredbeneschco · Kansas City, KS; Manhattan, KS; Overland Park, KS; Topeka, KS; Wichita, KS
  • CPU Performance Architect, SiliconGoogle · New Taipei, Banqiao District, New Taipei City, Taiwan
  • Design Verification Engineer, TPU, Silicon, Google CloudGoogle · Bengaluru, Karnataka, India
  • Design Verification EngineerGoogle · Mountain View, CA, USA
  • ASIC Formal Verification Engineer, Google CloudGoogle · Sunnyvale, CA, USA
  • Senior CPU Design Verification Engineer, EmulationGoogle · Austin, TX, USA
  • Silicon Validation and Debug EngineerGoogle · Tel Aviv, Israel