SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-10 09:00 UTC·© 2025–2026 RoleSuite
← Back to listings

Mixed Signal Digital Design Lead

Broadcom · USA-Colorado-Fort Collins-4380 Ziegler Road

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Senior Mixed-Signal Lead to spearhead the architecture and design of high-performance clocking solutions, including PLLs, FLLs, and DLLs, for our next-generation silicon. In this leadership role, you will be responsible for the full lifecycle of analog timing IPs and post-silicon validation.

The ideal candidate has 8+ years of experience in mixed-signal design with a specific focus on low-jitter, low-power frequency synthesis in advanced process nodes (N5, N3P). You will drive the trade-offs between analog and digital implementations of clocking circuits, ensuring seamless integration into large-scale SoCs. As a technical lead, you will manage external IP vendors, define internal design methodologies, and collaborate closely with Analog Design and Physical Design teams to mitigate noise coupling and power supply integrity issues. A deep understanding of jitter decomposition, phase noise analysis, and silicon bring-up is essential and Matlab, Arcsim experience is desired.

Requirements:

  • Bachelors and 8+ years of related experience

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $108,000 - $172,800. 

 

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Apply →

Other roles at Broadcom

  • Senior Program Manager – Channel Incentives & Platform AdoptionUSA-CA-Remote Location
  • Channel Programs Operation ManagerUSA-CA-Remote Location
  • Senior Consultant - DatacomUSA-GA-Remote Location
  • Silicon Photonics PIC Design EngineerUSA-California-San Jose-1320 Ridder Park Drive
  • Manufacturing Operator 1USA-Colorado-Fort Collins-4380 Ziegler Road
  • Manufacturing Operator 1USA-Colorado-Fort Collins-4380 Ziegler Road
  • Manufacturing Operator 1USA-Colorado-Fort Collins-4380 Ziegler Road
  • Mfg Support Ops 2USA-Pennsylvania-Breinigsville-9999 Hamilton Blvd
  • Mfg Support Ops 2USA-Pennsylvania-Breinigsville-9999 Hamilton Blvd
  • Mfg Support Ops 2USA-Pennsylvania-Breinigsville-9999 Hamilton Blvd

More Semiconductor roles

  • Principal ASIC Design EngineerAtom Computing · Boulder, CO / Austin, TX
  • Experienced AMS Digital Design EngineerApple · London
  • Senior Mixed Signal Design EngineerNVIDIA · US, CA, Santa Clara
  • SOC Design Methodologies EngineerNVIDIA · Taiwan, Hsinchu
  • Formal Verification Engineer - New College GraduateNVIDIA · India, Gurugram
  • NPI DFM EngineerMotorola Solutions · Penang, Malaysia
  • Senior Design Verification EngineerIntel · Virtual India
  • Senior CPU RTL Design EngineerIntel · US, Texas, Austin
  • IP Design Verification EngineerIntel · US, Oregon, Hillsboro
  • IP Design Verification EngineerIntel · Mexico, Guadalajara