SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-12 00:00 UTC·© 2025–2026 RoleSuite
← Back to listings

Senior RTL Design Engineer, Machine Learning Accelerators

Google · Sunnyvale, CA, USA

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $163000 - $237000 (USD) + 15% bonus target + bonus + equity + benefits

Learn more about benefits at Google.

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 8 years of experience with custom silicon design (e.g., SoCs, ASICs, etc.).
  • Experience with RTL design using Verilog or SystemVerilog.

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • Experience interacting with software, architecture, and other cross-functional teams.
  • Experience with a scripting language (e.g., Python or Perl).
  • Experience applying engineering best practices (e.g. code review, testing, refactoring).
  • Knowledge of high-performance and low power design techniques.
  • Knowledge of processor design, accelerators, or memory hierarchies.

Semiconductor pay context

Based on 299 disclosed Semiconductor salaries on RoleSuite, the role pays a median of $177K/year, with most offers between $148K and $210K (10th–90th percentile: $130K–$242K).

Google ranks among the higher-paying employers for this role, at a $200K median across 48 disclosed postings.

This posting lists $163K–$237K, above the $177K market median.

See the full Semiconductor salary breakdown →
Apply →

Other roles at Google

  • Customer Engineer, Data/Analytics, Google Public SectorReston, VA, USA
  • Product Manager, Gemini API Models, DeepMindMountain View, CA, USA
  • Senior UX Design Manager, Search Ads UINew York, NY, USA
  • Director, Digital Demand, Scale Programs, Social, Customer AdvocacySingapore
  • Engineering Manager, PlumberNew York, NY, USA
  • Staff Software Engineer, Infrastructure, Google CloudHyderabad, Telangana, India
  • Senior Software Engineer, Infrastructure, Persistent DiskSunnyvale, CA, USA
  • Software Engineering Manager II, Google Distributed Cloud HostedSunnyvale, CA, USA
  • Senior Staff Software Engineer, Infrastructure, Google CloudSunnyvale, CA, USA
  • Software Engineer, Generative AI, MapsMountain View, CA, USA

More Semiconductor roles

  • Senior ASIC Timing Engineer, DFTNVIDIA · US, CA, Santa Clara
  • Senior Physical Design Layout EngineerNVIDIA · Israel, Yokneam
  • Senior Physical Design EngineerNVIDIA · Israel, Yokneam
  • Senior Post Silicon Validation Engineer - LPUNVIDIA · US, CA, Santa Clara
  • Physical Design EngineerNVIDIA · Israel, Yokneam
  • GPU Core Pipeline IP Verification EngineerNVIDIA · India, Bengaluru
  • ASIC Design EngineerNVIDIA · India, Bengaluru
  • Senior Power Integrity Engineer - LPU PackagingNVIDIA · Taiwan, Hsinchu
  • ASIC Verification EngineerCisco · Cairo Al Qahirah, Egypt
  • Serdes System Design Engineer/ArchitectBroadcom · USA-TX-Austin - River Place B7