SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-10 09:00 UTC·© 2025–2026 RoleSuite
← Back to listings

Senior CPU Performance Architect

Google · Mountain View, CA, USA

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our Devices & Services team combines the best of Google AI, Software, and Hardware to create radically helpful experiences for users. We research, design, and develop new technologies and hardware to make our user's interaction with computing faster, seamless, and more powerful. Whether finding new ways to capture and sense the world around us, advancing form factors, or improving interaction methods, the Devices & Services team is making people's lives better through technology.Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $163000 - $237000 (USD) + 15% bonus target + bonus + equity + benefits

Learn more about benefits at Google.

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 8 years of experience with micro-processor architecture, micro-architecture, performance, and design.
  • Experience with performance modeling, analysis, correlation, and workload characterization and experience with CPU architecture (e.g., CPU block).

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering, or Computer Science with an emphasis on computer architecture.
  • 5 years of experience in CPU micro-architecture exploration and development.
  • Knowledge of processor instruction set architecture (e.g., ARM, RISC-V, x86).
  • Knowledge of system software components, such as Linux, drivers, and runtime.
Apply →

Other roles at Google

  • Senior Product Manager, Chrome Desktop Consumer AccessibilityMexico City, CDMX, Mexico
  • Director, Data Science, Personalization, Gemini App, DeepMindMountain View, CA, USA
  • External Communications Manager, Cloud AI, Google CloudSunnyvale, CA, USA
  • Software Engineer, Pixel Test Engineering/AI ApplicationMountain View, CA, USA
  • UX Engineer, Chrome AI Innovation, DiscoSeattle, WA, USA
  • UX Designer, Core DataBengaluru, Karnataka, India
  • Strategic Partner Development Lead, PaymentsMountain View, CA, USA
  • Business and Marketing Data Scientist, Applied Machine LearningNew York, NY, USA
  • Senior UX Engineer, Chrome AI Innovation, DiscoSeattle, WA, USA
  • Performance Specialist, Retail, Large Customer SalesChicago, IL, USA

More Semiconductor roles

  • Analog Design EngineerTenstorrent · North America
  • Sr. Staff Physical Design Timing Engineer (STA)Lightmatter · Boston, MA
  • FPGA Verification Engineer, Air VehiclesAnduril Industries · Costa Mesa, California, United States
  • Traffic DesignerAlfredbeneschco · Kansas City, KS; Manhattan, KS; Overland Park, KS; Topeka, KS; Wichita, KS
  • CAD Physical Design EngineerApple · Cambridge
  • Early Careers SoC Physical Design Engineer (m/f/d)Apple · Munich
  • New Graduate Engineer, ASIC Design (Starshield)SpaceX · Hawthorne, CA
  • Sr. ASIC Design Verification Engineer, Amazon LeoAmazon · Austin, Texas, USA
  • Senior ASIC Verification Engineer - GPUNVIDIA · US, CA, Santa Clara
  • Senior ASIC Verification EngineerNVIDIA · US, TX, Austin