SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-10 09:00 UTC·© 2025–2026 RoleSuite
← Back to listings

ASIC Formal Verification Engineer, TPU Compute

Google · Sunnyvale, CA, USA

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

As an ASIC Formal Verification Engineer, you'll contribute formal verification expertise to verify complex digital designs with a specific focus on TPU architecture and its integration within AI/ML-driven systems. You will be part of a team developing ASICs used to accelerate computation in data centers. You will have responsibilities in areas such as project definition, formal verification, and silicon bringup. You will participate in the architecture, documentation, and verification of the next generation of data center accelerators.
The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $163000 - $237000 (USD) + 15% bonus target + bonus + equity + benefits

Learn more about benefits at Google.

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 8 years of experience in silicon development or ASIC/SoC design.
  • Experience with SystemVerilog Assertions (SVA) and formal verification methods.

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering, or Computer Science with an emphasis on computer architecture.
  • 10 years of experience with industry standard tools, languages, and methodologies relevant to the development of silicon-based ICs and chips.
  • Experience with one or more formal verification platforms (e.g., Cadence Jasper, Synopsys VC Formal, or Siemens Questa Formal).
  • Experience in formal verification applications such as data-path verification, sequential equivalence checking, and connectivity checking.
  • Experience in formally proving correctness of arithmetic units such as floating point adders and multipliers.
  • Experience working with schedulers, NOCs and networking topologies, protocols (AXI/AMBA).
Apply →

Other roles at Google

  • Senior Product Manager, Chrome Desktop Consumer AccessibilityMexico City, CDMX, Mexico
  • Director, Data Science, Personalization, Gemini App, DeepMindMountain View, CA, USA
  • External Communications Manager, Cloud AI, Google CloudSunnyvale, CA, USA
  • Software Engineer, Pixel Test Engineering/AI ApplicationMountain View, CA, USA
  • UX Engineer, Chrome AI Innovation, DiscoSeattle, WA, USA
  • UX Designer, Core DataBengaluru, Karnataka, India
  • Strategic Partner Development Lead, PaymentsMountain View, CA, USA
  • Business and Marketing Data Scientist, Applied Machine LearningNew York, NY, USA
  • Senior UX Engineer, Chrome AI Innovation, DiscoSeattle, WA, USA
  • Performance Specialist, Retail, Large Customer SalesChicago, IL, USA

More Semiconductor roles

  • Analog Design EngineerTenstorrent · North America
  • Sr. Staff Physical Design Timing Engineer (STA)Lightmatter · Boston, MA
  • FPGA Verification Engineer, Air VehiclesAnduril Industries · Costa Mesa, California, United States
  • Traffic DesignerAlfredbeneschco · Kansas City, KS; Manhattan, KS; Overland Park, KS; Topeka, KS; Wichita, KS
  • CAD Physical Design EngineerApple · Cambridge
  • Early Careers SoC Physical Design Engineer (m/f/d)Apple · Munich
  • New Graduate Engineer, ASIC Design (Starshield)SpaceX · Hawthorne, CA
  • Sr. ASIC Design Verification Engineer, Amazon LeoAmazon · Austin, Texas, USA
  • Senior ASIC Verification Engineer - GPUNVIDIA · US, CA, Santa Clara
  • Senior ASIC Verification EngineerNVIDIA · US, TX, Austin