SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-18 07:00 UTC·© 2025–2026 RoleSuite
← Back to listings

CPU Design Verification Engineer

Google · Mountain View, CA, USA

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $138000 - $198000 (USD) + 15% bonus target + equity + benefits

Learn more about benefits at Google.

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 3 years of experience in verification methodologies and languages such as Universal Verification Methodology (UVM) or SystemVerilog.

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • Experience in low-power design verification.
  • Experience with Universal Verification Methodology (UVM), SystemVerilog, or other scripting languages such as Python, Perl, Shell, Bash, etc.
  • Experience with Advanced RISC Machine (ARM) instruction set architecture.
  • Knowledge of operating systems such as Linux and Android.

Semiconductor pay context

Based on 288 disclosed Semiconductor salaries on RoleSuite, the role pays a median of $186K/year, with most offers between $148K and $217K (10th–90th percentile: $132K–$250K).

Google ranks among the higher-paying employers for this role, at a $200K median across 50 disclosed postings.

This posting lists $138K–$198K, in line with the $186K market median.

See the full Semiconductor salary breakdown →
Apply →

Other roles at Google

  • Director, TPM Compute, Strategic Sourcing and Silicon OperationsSunnyvale, CA, USA
  • Technical Solutions Consultant, Product Data ManagementBengaluru, Karnataka, India
  • Customer Engineer, Infrastructure, Public SectorReston, VA, USA
  • Senior Mixed Methods UX Researcher, Google LensMountain View, CA, USA
  • Product Manager, Gaming Features, SearchMountain View, CA, USA
  • Power Electrical Engineer, Pixel WatchMountain View, CA, USA
  • Senior Software Engineer, Infrastructure, Google WorkspaceSunnyvale, CA, USA
  • Senior Software Engineer, Infrastructure, Google Cloud PlatformsSunnyvale, CA, USA
  • Software Engineering Manager II, Google CloudKirkland, WA, USA
  • Software Engineer III, CoreSan Jose, CA, USA

More Semiconductor roles

  • Staff Physical Design EngineerLightmatter · Boston, MA
  • ASIC Verification EngineerHewlett Packard Enterprise · Bengaluru, Karnātaka, India
  • ASIC Verification EngineerHewlett Packard Enterprise · Bengaluru, Karnātaka, India
  • ASIC Design EngineerHewlett Packard Enterprise · Bengaluru, Karnātaka, India
  • WiFi MAC Design Verification EngineerApple · Sunnyvale
  • FPGA (Field-Programmable Gate Array) EngineerGrvty · Reston, Virginia, United States
  • Chip Design EngineerNVIDIA · Israel, Tel Aviv
  • Chip Design Verification EngineerNVIDIA · Israel, Tel Aviv
  • Analog Digital Mask Design EngineerNVIDIA · India, Bengaluru
  • Senior SOC Design Engineer - Networking GroupNVIDIA · India, Bengaluru