SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-26 09:00 UTC·© 2025–2026 RoleSuite
← Back to listings

Senior CPU Core Physical Design Engineer

Intel · US, Oregon, Hillsboro

Job Details:

Job Description: 

Intel is shaping the future of technology to help create a better future for the entire world. Our work in pushing forward fields like AI, analytics, and cloud-to-edge technology is at the heart of countless innovations. With a career at Intel, you'll have the opportunity to use technology to power major breakthroughs and create enhancements that improve our everyday quality of life. Join us and help make the future more wonderful for everyone

Life at Intel

We're looking for motivated and talented engineer to join the US CPU design team. In this role you will be critical to the development of next generation CPU's designed to power the AI revolution.

The CPU Physical Design Engineer:

  • Performs physical design implementation of custom CPU designs from RTL to GDS to create a design database that is ready for manufacturing. Conducts all aspects of the CPU physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability, and power and noise analysis.

  • Conducts verification and signoff including formal equivalence verification, static timing analysis, reliability verification, static and dynamic power integrity, layout verification, electrical rule checking, and structural design checking.

  • Analyzes results and makes recommendations to improve current and future CPU microarchitectures closely collaborating with logic, circuit, architecture, and design automation teams.

  • Possesses CPU-specific expertise in various aspects of structural and physical design, including physical clock design, timing closure, coverage analysis, multiple power domain analysis, structured placement, routing, synthesis, and DFT.

  • Works intimately with industry EDA vendors to build and enhance tool capabilities to design a highspeed, low power synthesizable CPU.

  • Optimizes CPU design to improve product level parameters such as power, frequency, and area. Participates in the development and improvement of physical design methodologies and flow automation.

Highly qualified candidates will possess the following Behavioral traits:

  • Strong problem solving.

  • Tolerance of ambiguity.

Qualifications:

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Experience listed below would be obtained through a combination of your school work/classes/research and/or relevant previous job and/or internship experiences.

Minimum Qualifications:

  • The candidate must possess a bachelor's degree in computer engineering, Computer Science or Electrical/Electronic Engineering or any STEM related degree and 6+ years of experience OR master's degree in computer engineering, Computer Science or Electrical/Electronic Engineering or any STEM related degree and 4+ years of experience.

  • 4+ yrs. of experience in VLSI circuit design and synthesis.

  • 4+ yrs. of experience in Static timing analysis

  • 4+ yrs. of experience in Low power design


Preferred Qualifications:
2+ years' experience in:

  • x86 CPU architecture.

  • Tcl/Perl/Python programming.

Benefits at Intel

Our total rewards package goes above and beyond just a paycheck. Whether you're looking to build your career, improve your health, or protect your wealth, we offer generous benefits to help you achieve your goals. Go to Intel Benefits | Intel Careers for details of benefits available to you. Intel reserves the right to modify, change or discontinue benefit plans at any time in its sole discretion.

          

Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location: 

US, Oregon, Hillsboro

Additional Locations:

Business group:

Intel makes possible the most amazing experiences of the future. You may know us for our processors. But we do so much more. Intel invents at the boundaries of technology to make amazing experiences possible for business and society, and for every person on Earth. Harnessing the capability of the cloud, the ubiquity of the Internet of Things, the latest advances in memory and programmable solutions, and the promise of always-on 5G connectivity, Intel is disrupting industries and solving global challenges. Leading on policy, diversity, inclusion, education and sustainability, we create value for our stockholders, customers, and society.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

 

 

Annual Salary Range for jobs which could be performed in the US: $141,910.00-269,100.00 USD

 

 

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

 

 

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Semiconductor pay context

Based on 284 disclosed Semiconductor salaries on RoleSuite, the role pays a median of $177K/year, with most offers between $143K and $206K (10th–90th percentile: $129K–$238K).

This posting lists $142K–$269K, above the $177K market median.

See the full Semiconductor salary breakdown →
Apply →

Other roles at Intel

  • Graduate Talent (ISCP SoC Front End Team)Malaysia, Penang
  • DFT Design EngineerMalaysia, Penang
  • Graduate Talent (Solution Enabling Engineer)Malaysia, Penang
  • Silicon Photonics TD Process/Product Integration EngineerUS, New Mexico, Albuquerque
  • WPM- C4 Production Line Coordinator Technician Contract (Dayshift)US, New Mexico, Albuquerque
  • Graduate Talent (Standard Cell Library Design Engineer)Malaysia, Penang
  • Finance InternMalaysia, Penang
  • Capital Financial AnalystMalaysia, Penang
  • Principal Engineer, AI Software SolutionsUS, California, Folsom
  • Wafer Level Assembly Process EngineerUS, New Mexico, Albuquerque

More Semiconductor roles

  • Formal Verification Engineer - New College GraduateNVIDIA · India, Gurugram
  • Senior Photonic Integrated Circuit Design EngineerRTX · US-MD-COLUMBIA-7100 ~ 7100 Columbia Gateway Dr ~ COLUMBIA GATEWAY, Ste 160
  • Principal Photonic Integrated Circuit Design EngineerRTX · US-MD-COLUMBIA-7100 ~ 7100 Columbia Gateway Dr ~ COLUMBIA GATEWAY, Ste 160
  • Principal Engineer, ASIC Verification EngineeringSandisk · Chupei, Hsinchu County, Taiwan
  • DSP ASIC Verification Engineer - Optical Transmission SystemsCiena · Germany- Braunschweig
  • Physical Design EngineerApple · Cupertino
  • SENIOR/LEAD ASIC ENGINEERDistro · Peru
  • Design Verification EngineerApple · San Francisco Bay Area
  • Senior Design Verification Engineer, Networking, Google CloudGoogle · Tel Aviv, Israel
  • Silicon Validation Engineer, Google CloudGoogle · Haifa, Israel