SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-10 10:00 UTC·© 2025–2026 RoleSuite
← Back to listings

Physical Design Backend Engineer

NVIDIA · Israel, Yokneam

NVIDIA is looking for best-in-class Physical Design Engineers to join our outstanding Networking Silicon engineering team, developing the industry's best high-speed communication devices, delivering the highest throughput and lowest latency! Come and take a part in designing our groundbreaking and innovating chips, enjoy working in a meaningful, growing and highly professional environment where you make a significant impact in a technology-focused company.

What you'll be doing:

  • Physical design of blocks according to specifications under challenging constraints targeting for the best power, area, and performance.
  • Be exposed and work on a variety of challenging designs (including high cell count and HS blocks). Resolving complex timing and congestion problems.
  • Daily work involves all aspects of physical design chip development (RTL2GDS) - synthesis, power and clock distribution, place and route, timing closure, power and noise analysis, and physical verification.
  • Taking part inflows development.

What we need to see:

  • B.SC./ M.SC. in Electrical Engineering/Computer Engineering or equivalent work experience.
  • Proven experience in RTL2GDS flows and methodologies.
  • Knowledge in physical design flows and methodologies (PNR, STA, physical verification).
  • Deep understanding of all aspects of Physical construction and Integration.
  • Knowledge in Physical Design Verification methodology LVS/DRC.
  • Familiarity with physical design EDA tools (such as Synopsys, Cadence, etc.).
  • Great teammate.

NVIDIA has some of the most forward-thinking people in the world working for us. Are you a creative and autonomous engineer who loves a challenge? Are you ready to become the engineer you always wanted to be? Come and be part of the best physical design team in the industry!

Apply →

Other roles at NVIDIA

  • ASIC Verification EngineerIndia, Hyderabad
  • ASIC Verification EngineerIndia, Hyderabad
  • Human Resources GeneralistTaiwan, Taipei
  • Verification Engineer, PCIEIndia, Bengaluru
  • Verification Engineer - PCIEIndia, Bengaluru
  • Senior Scientist, Synthetic Data and PrivacyUS, CA, Santa Clara
  • Senior Scientist, Synthetic Data GenerationUS, CA, Santa Clara
  • Product Engineer - BoardTaiwan, Hsinchu
  • Product Engineer, ServerTaiwan, Hsinchu
  • Product Engineer - ServerTaiwan, Hsinchu

More Semiconductor roles

  • RTL Design Engineer, Google Cloud, SiliconGoogle · Bengaluru, Karnataka, India
  • ASIC Engineering Technical LeaderCisco · Tel Aviv-Yafo, Israel
  • NESD Test Engineer | Active Secret clearanceGeneral Dynamics · Any Location / Remote
  • IP Logic Design EngineerIntel · India, Bangalore
  • Analog Design EngineerTenstorrent · North America
  • TPU RTL Design Engineer, Networking, Inter-Chip InterconnectsGoogle · Sunnyvale, CA, USA
  • Sr. Staff Physical Design Timing Engineer (STA)Lightmatter · Boston, MA
  • FPGA Verification Engineer, Air VehiclesAnduril Industries · Costa Mesa, California, United States
  • Traffic DesignerAlfredbeneschco · Kansas City, KS; Manhattan, KS; Overland Park, KS; Topeka, KS; Wichita, KS
  • CPU Performance Architect, SiliconGoogle · New Taipei, Banqiao District, New Taipei City, Taiwan