SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-10 05:00 UTC·© 2025–2026 RoleSuite
RoleSuite
CompaniesSalariesRemoteCitiesAboutMethodology

SemiJobs / Page 2

Semiconductor & Chip Design Jobs — Page 2 of 31

More semiconductor jobs, sourced directly from official career pages. ← Back to SemiJobs

  • ASIC Engineering Technical LeaderCisco · Bangalore, India
  • ASIC Design Engineering Technical LeaderCisco · San Jose, California, US
  • ASIC Engineer - SDCCisco · San Jose, California, US
  • ASIC Design EngineerCisco · San Jose, California, US
  • Design Verification Engineer - Acacia NetworksCisco · Holmdel, New Jersey, US
  • FVCTO - Formal Verification EngineerIntel · India, Bangalore
  • Senior Silicon Validation and Methodology EngineerNVIDIA · China, Shanghai
  • Chip Design EngineerNVIDIA · Israel, Tel Aviv
  • Software R&D Engineer, VLSI Physical Design - New College Grad 2026NVIDIA · US, TX, Austin
  • ASIC/FPGA Verification Engineer III, Secret ClearanceLockheed Martin · Multiple Locations
  • GPU Performance Engineer - Neural ReconstructionNVIDIA · Canada, Remote
  • Senior Physical Design EngineerIntel · Malaysia, Penang
  • Memory Circuit Design EngineerIntel · US, Texas, Austin
  • Collateral Design and DFM EngineerIntel · US, California, Santa Clara
  • Graduate Talent (Analog Design Engineer)Intel · Malaysia, Penang
  • Physical Design EngineerIntel · India, Bangalore
  • Memory Circuit Design EngineerIntel · US, Oregon, Hillsboro
  • Analog Circuit Design EngineerIntel · India, Bangalore
  • Director, SoC Design EngineeringIntel · US, California, Santa Clara
  • Senior ASIC Design Verification Infrastructure and Tools Engineer – GPUNVIDIA · US, CA, Santa Clara
  • ASIC Verification Engineer - ClocksNVIDIA · India, Bengaluru
  • Senior LPU ASIC EngineerNVIDIA · US, CA, Remote
  • Associate Staff Design Verification EngineerSilicon Labs · Singapore
  • Silicon Validation Engineer Early Career or Experienced - Power Management (m/f/d)Apple · Stuttgart
  • CPU Performance & Workload Analysis Engineer, Platform ArchitectureApple · Santa Clara
← Prev1234…31Next →