SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-10 07:00 UTC·© 2025–2026 RoleSuite
RoleSuite
CompaniesSalariesRemoteCitiesAboutMethodology

SemiJobs / Page 30

Semiconductor & Chip Design Jobs — Page 30 of 31

More semiconductor jobs, sourced directly from official career pages. ← Back to SemiJobs

  • Senior Physical Design EngineerNVIDIA · India, Bengaluru
  • Senior Electrical Post Silicon Validation- Cisco Silicon OneCisco · Caesarea, Israel
  • ASIC Design and STA EngineerNVIDIA · India, Bengaluru
  • ASIC Design Engineer - Pixel IP DMAApple · Cupertino
  • ASIC Design Engineer - Pixel IP DMAApple · Sunnyvale
  • ASIC Design Engineer - Pixel IP DMAApple · Sunnyvale
  • Senior ASIC Design Engineer – Processor SubsystemE-Space · Saratoga, CA
  • SSD Qualification Engineer - PCIe ValidationPure Storage · Santa Clara, California
  • Senior ASIC RTL Integration Engineer, SiliconGoogle · Bengaluru, Karnataka, India
  • Analog Layout Design EngineerCisco · Armenia
  • Sr. Principal Engineer, Physical DesignIntel · US, California, Santa Clara
  • Architect - GPU PerformanceNVIDIA · India, Bengaluru
  • Digital Design EngineerBroadcom · USA-TX-Austin - River Place B7
  • ASIC EngineerCisco · Hyderabad, India
  • ASIC Engineering Technical LeaderCisco · Zhubei, Taiwan
  • ASIC Engineering Technical Leader | RTL development (Verilog, SystemVerilog, VCS, Spyglass, CDC, Formal verification) | Exp - 12+ yearsCisco · Bangalore, India
  • ASIC Engineering Technical Leader | Design Verification | Verilog, System Verilog, UVM, Testbench | Exp- 12+ YearsCisco · Bangalore, India
  • Graduate Talent (ISCP SV Design Verification Engineer)Intel · Malaysia, Penang
  • Senior Solutions Architect, GPU Performance and LLM - Cloud Service ProvidersNVIDIA · US, CA, Santa Clara
  • Senior High Speed SerDes Validation EngineerNVIDIA · Taiwan, Hsinchu
  • Senior Chip Design Verification EngineerNVIDIA · Israel, Tel Aviv
  • Custom Silicon Management Analog Design Lead - SensorsApple · Austin
  • Staff Physical Design EngineerGoogle · Sunnyvale, CA, USA
  • Silicon Validation Engineer, NetworkingGoogle · Tel Aviv, Israel
  • Senior CPU Design Verification Engineer, SiliconGoogle · New Taipei, Banqiao District, New Taipei City, Taiwan
← Prev1…28293031Next →