HardwareJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-17 03:00 UTC·© 2025–2026 RoleSuite
← Back to listings

Yield Defect Metrology Technician

Intel · Malaysia, Penang

Job Details:

Job Description: 

Position Overview As the Yield Defect Metrology Technician, you will be instrumental in supporting defect review activities, including defect classification, validation, and hold lot disposition. You will help maintain quality excellence standards while contributing to the delivery of standardized, high-quality execution. Your primary focus will be the accurate classification of defects captured by multiple inspection systems. Through precise defect classification and systematic analysis, you will play a vital role in minimizing defect noise that can obscure true yield-limiting issues, drive data-driven systematic defect reduction initiatives, and maintaining the optimal balance between rigorous quality control standards and manufacturing efficiency requirements. Your work will directly contribute to yield improvement efforts, cost reduction initiatives, and overall manufacturing excellence. Key Responsibilities 1. Defect Classification and Analysis Review and Analyze defect images captured by diverse metrology tools. Accurately classify defects based on documented defect specification. Distinguish between true defects requiring disposition action and false positives or nuisance defects. Maintain proficiency across multiple inspection platforms and adapt classification criteria to different tool capabilities and imaging conditions 2. Defect Validation Verify defect classifications against established criteria and specifications Partner with Layer Owner to ensure consistent defect categorization approaches Prevent over-rejection scenarios by accurately identifying non-critical defects and cosmetic variations that do not impact product performance. Avoid under-rejection situations by ensuring killed defects are properly identified and flagged for disposition. Feed manually classified data to improve Automatic Defect Classification (ADC) accuracy. 3. Hold Lot Disposition Ensure strict compliance in review and disposition of hold lots based on documented Out-of-Control Action Plans (OCAP) Ensure proper documentation and traceability of all disposition decisions. Collaborate with Layer Owner to update and refine OCAP procedures based on emerging defect patterns 4. First Level Defect Analysis Perform comprehensive first level defect analysis as the initial point of technical review for all flagged defects. Document initial findings and recommendations to support Layer Owner analysis and decision-making processes. Requirements: Good communication and teamwork abilities Willingness to learn and adapt to new functions Attention to detail and commitment to quality standards Ability to work at a desk workstation for extended periods while maintaining focus and accuracy Ergonomic awareness and ability to maintain proper posture during extended computer-based work sessions Adaptability to rotating shift patterns to provide continuous coverage across multiple time zones

Qualifications:

Minimum Qualifications: Diploma in Engineering or Technical discipline (e.g., Electrical, Mechanical, Manufacturing, Mechatronics, Semiconductor-related fields) Minimum 3 years working experience in semiconductor industrial, possess semiconductor HVM manufacturing process flow knowledge. Preferred Qualifications Prior experience in semiconductor manufacturing, yield engineering, defect reduction, or defect metrology, preferably in a high-volume production environment. Take the next step in your career with Intel and join a team that values innovation, quality, and collaboration. We look forward to discovering how your expertise can make a difference in driving Intel's excellence in semiconductor manufacturing.

          

Job Type:

Experienced Hire

Shift:

Shift 14 FW (Malaysia)

Primary Location: 

Malaysia, Penang

Additional Locations:

Business group:

Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments. Employees in the Foundry Technology Manufacturing are part of a worldwide factory network that designs, develops, manufactures, and assembly/test packages the compute devices to improve the lives of every person on Earth.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Hardware pay context

Based on 2,327 disclosed Hardware salaries on RoleSuite, the role pays a median of $136K/year, with most offers between $109K and $172K (10th–90th percentile: $91K–$208K).

See the full Hardware salary breakdown →
Apply →

Other roles at Intel

  • Defect Review TechnicianMalaysia, Penang
  • AI Algorithm EngineerUS, California, Santa Clara
  • Physical Design Methodology EngineerIndia, Bangalore
  • Intel Costa Rica LE247 Compliance Integration EngineerCosta Rica, San Jose
  • Software Enabling and Optimization EngineerMalaysia, Penang
  • Software Research Engineer/ScientistUS, Oregon, Hillsboro
  • Foundry Solutions Architect - IGTUS, Virginia, Fairfax
  • Intel Foundry Module Development EngineerUS, Oregon, Hillsboro
  • Supplier Program ManagerUS, Arizona, Phoenix
  • Supply Chain Operational LeadMalaysia, Penang

More Hardware roles

  • ICT DesignerJobgether · Canada
  • Mac Systems Power Delivery ArchitectApple · Cupertino
  • Electrical EngineerTAKRAF · Australia - Perth
  • KBR 2027 Graduate Program - Graduate Civil EngineerKBR · Perth, Western Australia, Australia
  • Communication Design EngineerBooz Allen Hamilton · Okinawa
  • Senior Systems and Instrumentation Design Engineer (M/F/D)Baker Hughes · PL-PDK-WARSAW-ALEJA KRAKOWSKA 110/114 BLD 3014613
  • Lead System and Instrumentation Design Engineer (M/F/D)Baker Hughes · PL-PDK-WARSAW-ALEJA KRAKOWSKA 110/114 BLD 3014613
  • Sr. Field Application EngineerArrow Electronics · KR-Seoul, Korea (Centerpoint Seocho)
  • Chief Engineer, SRMUrsa Major · Berthoud, Colorado
  • Image Sensor Architect, Camera HardwareApple · Cupertino