SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-23 01:00 UTC·© 2025–2026 RoleSuite
← Back to listings

Senior Formal Verification Engineer, Google Cloud

Google · Tel Aviv, Israel

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Our mission at Google System Infrastructure is to build the best cloud in the world for Google services and for Google Cloud customers, by solving real world business issues of performance, cost, and scale, utilizing hardware, software, and system solutions. To better serve evolving cloud needs, Google is establishing a team in Israel to develop custom chips for servers.

In this role, you will perform formal verification of design properties of complex ASIC designs. You will collaborate closely with design and verification engineers to define meaningful properties that capture the design intent of a logic block and constraints on its input stimulus. You will also help define and improve design and verification methodologies that allow you to achieve formal verification closure.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Science, or equivalent practical experience.
  • 8 years of experience working on main interconnects, Direct Memory Access (DMA), controllers, and power management.
  • Experience capturing design specification in a temporal assertion language such as SVA or PSL.

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering or Computer Science.
  • 2 years of experience working on main interconnects, Direct Memory Access (DMA), controllers, and power management.
  • Experience working with one or more formal verification tools, such as JasperGold, VC Formal, Questa Formal, or 360-DV.
  • Understanding of formal verification algorithms.
  • Proficiency with scripting languages, such as Python.

Semiconductor pay context

Based on 262 disclosed Semiconductor salaries on RoleSuite, the role pays a median of $184K/year, with most offers between $142K and $209K (10th–90th percentile: $130K–$238K).

Google ranks among the higher-paying employers for this role, at a $200K median across 43 disclosed postings.

See the full Semiconductor salary breakdown →
Apply →

Other roles at Google

  • International Growth Consultant, AppDev, Google Customer Solutions (English, Portuguese, Spanish)New York, NY, USA
  • Technology Associate Auditor, Internal AuditChicago, IL, USA
  • Technical Lead Manager, Machine Learning, Memory Subsystem DesignSunnyvale, CA, USA
  • Advertising Solutions Architect, gTech Ads LCS, AppsBeijing, China
  • Software Developer III, Embedded Systems/Firmware, XRSan Jose, CA, USA
  • Senior Software Engineer, Generative AI, Core MLMountain View, CA, USA
  • Senior Silicon System and Software Integration Engineer, Google CloudSunnyvale, CA, USA
  • Account Strategist, SBS Engage, Google Customer Solutions (English, Thai)Bangkok, Thailand
  • Software Engineer, Apps, PixelNew Taipei, Banqiao District, New Taipei City, Taiwan
  • Silicon Validation Lead, Google Cloud, TPUBengaluru, Karnataka, India

More Semiconductor roles

  • Analog Design Engineer - SERDESApple · Dublin
  • Early Career Analog Mixed-Signal Modeling Software Engineer (m/f/d)Apple · Munich
  • ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team - Annapurna Labs Amazon · Cupertino, California, USA
  • Formal Verification EngineerNVIDIA · Israel, Tel Aviv
  • CPU Design Engineer - New College Grad 2026NVIDIA · US, OR, Hillsboro
  • Senior ASIC Timing EngineerNVIDIA · US, CA, Santa Clara
  • Senior Custom SOC IP Verification EngineerNVIDIA · China, Shanghai
  • ASIC Verification EngineerNVIDIA · China, Shanghai
  • Design Engineer, Coherent High Speed InterconnectNVIDIA · Taiwan, Hsinchu
  • ASIC Verification Engineer - GPUNVIDIA · US, CA, Santa Clara