SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-22 08:00 UTC·© 2025–2026 RoleSuite
← Back to listings

Design Engineer, Coherent High Speed Interconnect

NVIDIA · Taiwan, Hsinchu

NVIDIA is looking for a Senior Design Engineer for our Coherent High Speed Interconnect team! The NVLINK-C2C enables the creation of a new class of integrated products with NVIDIA partners, built via chiplets, allowing NVIDIA GPUs, DPUs, and CPUs to be coherently interconnected with custom silicon. To learn more about NVIDIA's ultra-fast chip interconnect technology visit: https://www.nvidia.com/en-us/data-center/nvlink-c2c/. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.

What You'll be Doing:

  • Work on architecture and design of our state-of-the-art high speed coherent interconnects (NVLINK-C2C) for our mobile SoCs and GPUs.

  • Collaborate with architects, external partners, software engineers, and circuit designers to deliver a class leading high speed coherent interconnect. 

  • Optimize design based on features, requirements, and system limitations”

What We Need to See:

  • BS or equivalent experience in Electrical Engineering or Computer Engineer or related degree required.

  • Relevant design experience and knowledge in architecture, RTL design, performance analysis and power optimization.

  • Knowledge of industry standard interconnect protocols like PCIE, CXL, AXI, CHI will be useful.

  • Strong working knowledge of Verilog or System Verilog.

  • Good communication skills and interpersonal skills are required.

Ways to stand out from the crowd:

  • Master or PhD degree will be a preferred.

  • A history of mentoring junior engineers and interns a huge plus.

With competitive salaries and a generous benefits package, NVIDIA is widely considered to be one of the most desirable employers in the world. We have some of the most brilliant and talented people in the world working for us. If you are creative, autonomous and love a challenge, we want to hear from you. We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status.

Semiconductor pay context

Based on 250 disclosed Semiconductor salaries on RoleSuite, the role pays a median of $184K/year, with most offers between $142K and $209K (10th–90th percentile: $131K–$238K).

See the full Semiconductor salary breakdown →
Apply →

Other roles at NVIDIA

  • Senior Solution Engineer, Switch NetworkingIsrael, Yokneam
  • Power Architecture EngineerIndia, Bengaluru
  • Senior Manager, Customer Facing ArchitectureIsrael, Yokneam
  • Order Management SpecialistHong Kong, STP
  • Senior SOC Design Engineer - Networking GroupIndia, Bengaluru
  • Senior System Software Engineer - Linux for EdgeTaiwan, Taipei
  • ASIC Verification EngineerChina, Shanghai
  • Manager, Factory Inventory Control and Material PlanningTaiwan, Hsinchu
  • Senior Custom SOC IP Verification EngineerChina, Shanghai
  • Mechanical Product EngineerVietnam, Remote

More Semiconductor roles

  • ASIC Engineer G08 | Physical implementation | Floor planning | Clock and Power distribution | Exp 4-8 Years | 2008252Cisco · Bangalore, India
  • DFT Engineer - 8+ yrsCisco · Bangalore, India
  • INTERN | GRAFIC DESIGN Inter · Belo Horizonte, MG
  • CPU Design Integration Engineer, Google CloudGoogle · Haifa, Israel
  • Silicon RTL Design Engineer, PhD, Google CloudGoogle · Bengaluru, Karnataka, India
  • CPU RTL Design EngineerGoogle · New Taipei, Banqiao District, New Taipei City, Taiwan
  • Senior RTL Design Engineer, TPUGoogle · Sunnyvale, CA, USA
  • Physical Design Engineer - Static Timing Analysis, Annapurna Labs, Cloud Scale Machine LearningAmazon · Cupertino, California, USA
  • ASIC EngineerCisco · Bangalore, India
  • CAD/Methodology Physical Design Team LeadCisco · Bangalore, India