SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-19 22:00 UTC·© 2025–2026 RoleSuite
← Back to listings

CPU RTL Design Engineer

Google · New Taipei, Banqiao District, New Taipei City, Taiwan

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Minimum qualifications:

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 4 years of experience in high-performance CPU or AI accelerator logic design, RTL design or integration, including microarchitecture definition and PPA optimizations.
  • Experience in CPU, and cache subsystem integration with SOCs.

Preferred qualifications:

  • Master’s degree or PhD in Electrical Engineering or Computer Science.
  • Experience with modern processor microarchitecture and related technologies and algorithms, through industry experience.
  • Experience with ARM instruction set architecture.
  • Experience with SOC integration, design and architecture.
  • Knowledge with a HDL language, front-end design methodology, and programming languages, such as C, C++, and Python.
  • Knowledge of general purpose operating systems, such as Linux or Android.

Semiconductor pay context

Based on 283 disclosed Semiconductor salaries on RoleSuite, the role pays a median of $184K/year, with most offers between $142K and $213K (10th–90th percentile: $132K–$239K).

Google ranks among the higher-paying employers for this role, at a $200K median across 44 disclosed postings.

See the full Semiconductor salary breakdown →
Apply →

Other roles at Google

  • Senior Infrastructure Operations Engineer, Sovereign Operations, WiltshireLondon, UK
  • Manufacturing Test EngineerAtlanta, GA, USA
  • Manager, YouTube Product Partnerships Strategy and Operations, APACSingapore
  • Senior Product Manager, Gemini Cloud AssistSunnyvale, CA, USA
  • Engineering Director, Data Center HardwareSunnyvale, CA, USA
  • TV Partner Engineer, YouTubeBengaluru, Karnataka, India
  • Director, Product Management, Databases, SpannerKirkland, WA, USA
  • Director, Product Management, SecOps Responses, Google Cloud SecuritySunnyvale, CA, USA
  • Director, Product Management, SecOps Detections, Google Cloud SecuritySunnyvale, CA, USA
  • CPU Design Integration Engineer, Google CloudHaifa, Israel

More Semiconductor roles

  • INTERN | GRAFIC DESIGN Inter · Belo Horizonte, MG
  • ASIC EngineerCisco · Bangalore, India
  • CAD/Methodology Physical Design Team LeadCisco · Bangalore, India
  • ASIC EngineerCisco · Pune, India
  • FPGA - Market Development Engineer (m/w/d)Arrow Electronics · DE-Germany - Remote
  • Senior Lead Engineer - FPGARTX · IN-KA-BENGALURU-NORTHGATE ~ Sy No 2/2 Venkatala Village ~ SY NO 2/2 VENKATALA VILLAGE, Yelahanka Hobli
  • Senior Lead Engineer - FPGARTX · IN-KA-BENGALURU-NORTHGATE ~ Sy No 2/2 Venkatala Village ~ SY NO 2/2 VENKATALA VILLAGE, Yelahanka Hobli
  • Senior Lead Engineer - FPGARTX · IN-KA-BENGALURU-NORTHGATE ~ Sy No 2/2 Venkatala Village ~ SY NO 2/2 VENKATALA VILLAGE, Yelahanka Hobli
  • Sr. Lead Engineer - FPGARTX · IN-KA-BENGALURU-NORTHGATE ~ Sy No 2/2 Venkatala Village ~ SY NO 2/2 VENKATALA VILLAGE, Yelahanka Hobli
  • Sr.Lead Engineer - FPGARTX · IN-KA-BENGALURU-NORTHGATE ~ Sy No 2/2 Venkatala Village ~ SY NO 2/2 VENKATALA VILLAGE, Yelahanka Hobli