SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-26 18:00 UTC·© 2025–2026 RoleSuite
← Back to listings

Pre-Silicon Validation Engineer, Cloud Silicon

Google · Bengaluru, Karnataka, India

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 3 years of experience in architecture, hardware, digital design, and software co-design.
  • 2 years of experience in Verilog/SystemVerilog.
  • Experience in computer architecture and digital design or IP integration (e.g., Peripheral Component Interconnect Express (PCIe), Double Data Rate (DDR) memory).

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • 4 years of experience working on Field Programmable Gate Array (FPGA) platforms or Emulation platforms with IPs (e.g., Peripheral Component Interconnect Express (PCIe), Double Data Rate (DDR) memory, Gigabit Ethernet, Flash).
  • Experience in developing architectures for machine learning accelerators.
  • Experience in writing or debugging Verilog/Register-Transfer Level (RTL) code for ASIC/FPGA designs, waveform debug skills with knowledge of chip design flows.

Semiconductor pay context

Based on 286 disclosed Semiconductor salaries on RoleSuite, the role pays a median of $177K/year, with most offers between $143K and $206K (10th–90th percentile: $129K–$238K).

Google ranks among the higher-paying employers for this role, at a $200K median across 52 disclosed postings.

See the full Semiconductor salary breakdown →
Apply →

Other roles at Google

  • Customer Engineering Manager, Data Analytics, Google CloudSydney NSW, Australia
  • Technical Program Management Lead, AI Studio, DeepMindMountain View, CA, USA
  • Forward Deployed Engineer III, Applied AI, Google CloudSingapore
  • Senior Software Machine Learning Engineer, DeepMindMountain View, CA, USA
  • Business Intelligence Lead, Partner Incentives, Google CloudKirkland, WA, USA
  • Manager, Ads Solution EngineeringTaipei, Taiwan
  • Engineering Manager, Egregious Abuse ProtectionSão Paulo, State of São Paulo, Brazil
  • Senior Staff Software Engineer, Automotive AIZürich, Switzerland
  • Travel Vertical Search Account Manager, Large Customer Sales (Fixed-Term Contract) (English, Japanese)Singapore
  • Security Engineer, Enterprise Data Protection TeamSingapore

More Semiconductor roles

  • FPGA (Field-Programmable Gate Array) EngineerGrvty · Herndon, Virginia, United States
  • ISP EngineerGoNetspeed · New Gloucester, Maine
  • Formal Verification Engineer - New College GraduateNVIDIA · India, Gurugram
  • Senior PCIe Design Verification EngineerNVIDIA · Taiwan, Taipei
  • ASIC Design and STA EngineerNVIDIA · India, Bengaluru
  • ASIC Design EngineerNVIDIA · India, Bengaluru
  • Lead Engineer – PWB Layout and Electronic Design EngineerGE Aerospace · Grand Rapids
  • Senior Photonic Integrated Circuit Design EngineerRTX · US-MD-COLUMBIA-7100 ~ 7100 Columbia Gateway Dr ~ COLUMBIA GATEWAY, Ste 160
  • Principal Photonic Integrated Circuit Design EngineerRTX · US-MD-COLUMBIA-7100 ~ 7100 Columbia Gateway Dr ~ COLUMBIA GATEWAY, Ste 160
  • Principal Electrical Engineer FPGA/ASIC (Remote)RTX · US-TX-REMOTE