SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-23 01:00 UTC·© 2025–2026 RoleSuite
← Back to listings

ASIC Design Verification Engineer, Silicon Engineering

Google · Bengaluru, Karnataka, India

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

As an ASIC Design Verification Engineer, you will be part of a Research and Development team, and your responsibilities will include building verification components, constrained-random testing, system testing, and verification closure.

Our Hardware team researches, designs, and develops new technologies and hardware to make our user's interaction with computing faster, more powerful, and seamless. Whether finding new ways to capture and sense the world around us, advancing form factors, or improving interaction methods, our Hardware team is making people's lives better through technology.
The Platforms and Devices team encompasses Google's various computing software platforms across environments (desktop, mobile, applications), as well as our first party devices and services that combine the best of Google AI, software, and hardware. Teams across this area research, design, and develop new technologies to make our user's interaction with computing faster and more seamless, building innovative experiences for our users around the world.

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 4 Years of experience verifying digital logic at RTL level using SystemVerilog or C/C++.
  • Experience creating and using verification components and environments in standard verification methodology.
  • Experience verifying digital systems using standard IP components/interconnects (microprocessor cores, hierarchical memory subsystems).

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • Experience in low-power design verification.
  • Experience with Interconnect Protocols (e.g., AHB, AXI, ACE, CHI, CCIX, CXL).
  • Experience in one or more of the following: Caches Hierarchies, Coherency, Memory Consistency Models, DDR/LPDDR, PCIe, Packet Processors, Security, Clock and Power Controllers.

Semiconductor pay context

Based on 262 disclosed Semiconductor salaries on RoleSuite, the role pays a median of $184K/year, with most offers between $142K and $209K (10th–90th percentile: $130K–$238K).

Google ranks among the higher-paying employers for this role, at a $200K median across 43 disclosed postings.

See the full Semiconductor salary breakdown →
Apply →

Other roles at Google

  • International Growth Consultant, AppDev, Google Customer Solutions (English, Portuguese, Spanish)New York, NY, USA
  • Technology Associate Auditor, Internal AuditChicago, IL, USA
  • Technical Lead Manager, Machine Learning, Memory Subsystem DesignSunnyvale, CA, USA
  • Advertising Solutions Architect, gTech Ads LCS, AppsBeijing, China
  • Software Developer III, Embedded Systems/Firmware, XRSan Jose, CA, USA
  • Senior Software Engineer, Generative AI, Core MLMountain View, CA, USA
  • Senior Silicon System and Software Integration Engineer, Google CloudSunnyvale, CA, USA
  • Account Strategist, SBS Engage, Google Customer Solutions (English, Thai)Bangkok, Thailand
  • Software Engineer, Apps, PixelNew Taipei, Banqiao District, New Taipei City, Taiwan
  • Silicon Validation Lead, Google Cloud, TPUBengaluru, Karnataka, India

More Semiconductor roles

  • Analog Design Engineer - SERDESApple · Dublin
  • Early Career Analog Mixed-Signal Modeling Software Engineer (m/f/d)Apple · Munich
  • ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team - Annapurna Labs Amazon · Cupertino, California, USA
  • Formal Verification EngineerNVIDIA · Israel, Tel Aviv
  • CPU Design Engineer - New College Grad 2026NVIDIA · US, OR, Hillsboro
  • Senior ASIC Timing EngineerNVIDIA · US, CA, Santa Clara
  • Senior Custom SOC IP Verification EngineerNVIDIA · China, Shanghai
  • ASIC Verification EngineerNVIDIA · China, Shanghai
  • Design Engineer, Coherent High Speed InterconnectNVIDIA · Taiwan, Hsinchu
  • ASIC Verification Engineer - GPUNVIDIA · US, CA, Santa Clara