SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-15 11:00 UTC·© 2025–2026 RoleSuite
← Back to listings

Senior Mixed Signal Circuit Design Engineer

NVIDIA · Taiwan, Hsinchu

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.

Are you ready to take innovation further? At NVIDIA, we don’t just follow the industry; we define the next generation of connectivity. We seek a visionary Analog/Mixed-Signal Engineer to build and implement high-speed Serdes reaching 80Gbps and beyond. If you enjoy working with deep-submicron CMOS and excel in FinFET technology’s complexities, and want to see your work evolve from a blank schematic to high-performance silicon, this is your opportunity. Join us and be part of a company transforming computer graphics, PC gaming, and accelerated computing!

What you'll be doing:

  • Architect the Future: Take full ownership of high-speed Serdes architectures and transistor-level builds, pushing data rates to 80Gbps and higher. 
  • Silicon Ownership: Drive the entire lifecycle—from initial concept and schematic entry to layout, verification, and final silicon characterization.

  • Master the Physics: Optimize complex circuits for peak system performance, balancing noise, power, and loop stability in deep-submicron nodes.

  • Collaborative Precision: Partner closely with layout engineers to provide strategic floorplanning and high-speed routing mentorship that ensures design integrity.

  • Solve the Impossible: Lead post-silicon bring-up and debugging efforts, translating real-world data into build refinements.

What we need to see:

  • MS in Electrical Engineering, Computer Engineering, or a related field, or equivalent practical experience in the industry.

  • Minimum 5 plus years of professional Analog Build experience, with a deep portfolio in FinFET and deep-submicron CMOS processes.

  • The Toolkit: Proficiency in the Cadence Virtuoso environment and a "black belt" in simulation tools (Spectre, HSpice, FineSim, or XA).

  • Analytical Rigor: Expertise in noise analysis, Monte Carlo simulations, and complex loop stability. Rich experience in high-speed data and/or clock path design.

  • Modeling Mastery: Proven ability in the modeling, timing, and functionality of both analog and digital circuits to streamline top-level verification.

  • The X-Factor: You go beyond working in a silo. You are a collaborative teammate who communicates clearly and solves problems with a "find a way" mentality.

Semiconductor pay context

Based on 287 disclosed Semiconductor salaries on RoleSuite, the role pays a median of $180K/year, with most offers between $147K and $214K (10th–90th percentile: $131K–$243K).

See the full Semiconductor salary breakdown →
Apply →

Other roles at NVIDIA

  • Senior System Software EngineerIndia, Bengaluru
  • Senior Solutions Architect, Infiniband and Networking Ethernet - NVISTaiwan, Hsinchu
  • Senior Technical Program Manager, Cloud InfrastructureUS, CA, Santa Clara
  • Senior Software Program ManagerIndia, Bengaluru
  • Senior Software Engineer, Applied AIGermany, Munich
  • Automation Infrastructure EngineerIsrael, Yokneam
  • Solutions Architect, AI Factory Infrastructure DevOpsUS, CA, Remote
  • Senior Verification EngineerIndia, Bengaluru
  • Senior Customer Program Manager – Server and Networking ProductsChina, Shanghai
  • System Design EngineerChina, Shenzhen

More Semiconductor roles

  • Senior Physical Design Flow and Methodology EngineerGoogle · Sunnyvale, CA, USA
  • ASIC EngineerCisco · Bangalore, India
  • IC Design Engineer (DFT)Broadcom · China-Shanghai-Zhangjiang Hi Tech
  • IP RTL Design EngineerIntel · India, Bangalore
  • Senior Technologist, Mask Design Engineering ((Extensive IC Layout Design-22 years of expertise in custom/AMS across analog, digital, and mixed-signal domain)Sandisk · Bengaluru, KA, India
  • Senior DFT EngineerCisco · Tel Aviv-Yafo, Israel
  • Senior Design Verification Engineer (eInfochips Inc)Arrow Electronics · US-MN-Minnesota (Remote Employees)
  • Circuit Design Engineer IIILockheed Martin · Multiple Locations
  • Senior Silicon Physical Design Engineer, Systems Infrastructure, Google CloudGoogle · Bengaluru, Karnataka, India
  • Flex DFM Engineer - Flex assembly/FPCA (Shenzhen)Apple · Shenzhen Metro Area