SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-15 12:00 UTC·© 2025–2026 RoleSuite
← Back to listings

Senior Physical Design Flow and Methodology Engineer

Google · Sunnyvale, CA, USA

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

In this role, you will own the development of flows, methodologies, and data management systems for physical design Electronic Design Automation (EDA) tools operating within the Google Compute Engine environment. You will survey industry trends, perform technical evaluations, and implement best practices to streamline Register-Transfer Level (RTL) to Global Distribution System (GDS) workflows, increasing the efficiency of our physical design engineers and ensuring the high quality of results for all ASIC tapeouts.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving team behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $163000 - $237000 (USD) + 15% bonus target + equity + benefits

Learn more about benefits at Google.

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 8 years of experience with physical design flow and methodologies.
  • Experience with EDA tools for physical design (e.g., Cadence, Synopsys, Siemens).
  • Experience in full-chip or block-level physical design.
  • Experience with scripting in Python, Tcl, or Perl.

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • 10 years of experience in physical design flow and methodologies for high-performance ASIC/SoC projects.
  • Experience in sign-off areas such as physical verification (Caliber/IC Validator), Formal Verification (LEC), extraction, low power verification, STA closure, and ECO flows.
  • Experience in achieving optimal Power, Performance, Area (PPA) goals in complex designs.
  • Familiarity with 2.5D/3D IC packaging and proficiency with advanced parasitic extraction tools (e.g., STARRC).
  • Ability to develop and deploy repeatable design methodologies, focusing on low-power verification.

Semiconductor pay context

Based on 287 disclosed Semiconductor salaries on RoleSuite, the role pays a median of $180K/year, with most offers between $147K and $214K (10th–90th percentile: $131K–$243K).

Google ranks among the higher-paying employers for this role, at a $200K median across 48 disclosed postings.

This posting lists $163K–$237K, above the $180K market median.

See the full Semiconductor salary breakdown →
Apply →

Other roles at Google

  • Head of Customer Engineering, SLED Midwest, Public SectorChicago, IL, USA
  • Senior Software Engineering Manager, Agentic Policies PlatformSunnyvale, CA, USA
  • Lead Prototyping Engineer/Machinist, DeepMindCambridge, MA, USA
  • Sales Specialist III, Oracle, Google CloudSunnyvale, CA, USA
  • Senior Strategist, Ads and Shopping, ScamsSeattle, WA, USA
  • Engineering Analyst, Cloud AI AbuseSeattle, WA, USA
  • Software Engineering Intern, Summer 2027Bengaluru, Karnataka, India
  • Senior Product Manager, Chrome SecurityMountain View, CA, USA
  • Staff Software Engineer, Knowledge Catalog, AISunnyvale, CA, USA
  • Finance AnalystNew York, NY, USA

More Semiconductor roles

  • Senior Mixed Signal Circuit Design EngineerNVIDIA · Taiwan, Hsinchu
  • ASIC EngineerCisco · Bangalore, India
  • IC Design Engineer (DFT)Broadcom · China-Shanghai-Zhangjiang Hi Tech
  • IP RTL Design EngineerIntel · India, Bangalore
  • Senior Technologist, Mask Design Engineering ((Extensive IC Layout Design-22 years of expertise in custom/AMS across analog, digital, and mixed-signal domain)Sandisk · Bengaluru, KA, India
  • Senior Chip Design Verification EngineerNVIDIA · Israel, Yokneam
  • Senior Chip Design EngineerNVIDIA · Israel, Yokneam
  • Senior DFT EngineerCisco · Tel Aviv-Yafo, Israel
  • Senior Design Verification Engineer (eInfochips Inc)Arrow Electronics · US-MN-Minnesota (Remote Employees)
  • Senior SRAM Layout Design EngineerNVIDIA · US, CA, Santa Clara