SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-25 23:00 UTC·© 2025–2026 RoleSuite
← Back to listings

Senior ASIC Design Engineer - XBAR IP

NVIDIA · India, Bengaluru

NVIDIA is seeking passionate, highly motivated, and creative senior design engineers to be part of its Graphics team working on the design of state of the art memory subsystem components used in their industry-leading Graphics Processors. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of exceptional people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.

In this position, you will be expected to make architectural trade-offs based on features, performance requirements and system limitations, come up with micro-architecture, implement in RTL, and deliver a fully verified, synthesis/timing clean design. You will work with architects, other designers, pre- and post-silicon verification teams, synthesis, timing and backend teams to accomplish your tasks.

What you’ll be doing:

  • Own micro-architecture and RTL development of design modules.

  • Micro-architect features to meet performance, power and area requirements.

  • Work with HW architects to define critical features.

  • Collaborate with verification teams to verify the correctness of implemented features.

  • Co-operate with timing, VLSI and Physical design teams to ensure design meets timing, interface requirements and is routable.

  • Interact with FPGA and S/W teams to prototype the design and ensure that S/W is tested.

  • Work on post-silicon verification and debug.

What we need to see:

  • BS / MS or equivalent experience.

  • 4+ years of design experience.

  • Experience in RTL design of complex design units for at least two or three projects.

  • Exposure to design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, GDB).

  • Deep understanding of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug.

  • Expertise in Verilog.

Ways to stand out from the crowd:

  • Design experience in memory subsystem or network interconnect IP.

  • Good debugging and problem solving skills.

  • Scripting knowledge (Python/Perl/shell).

  • Leadership experience in leading small 2-3 member teams.

  • Good interpersonal skills and ability & desire to work as a part of a team.

NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most brilliant and talented people in the world working for us. If you are creative, autonomous and love a challenge, we want to hear from you.

We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status.

#LI-Hybrid

Semiconductor pay context

Based on 287 disclosed Semiconductor salaries on RoleSuite, the role pays a median of $177K/year, with most offers between $143K and $206K (10th–90th percentile: $129K–$238K).

See the full Semiconductor salary breakdown →
Apply →

Other roles at NVIDIA

  • Senior Deep Learning and Computer Vision Engineer - Autonomous VehiclesUS, CA, Santa Clara
  • Senior Systems Software Engineer, Kubernetes Scale - DGX CloudGermany, Remote
  • Senior System Engineering Program Manager – Silicon Co-designUS, CA, Santa Clara
  • Partner Enablement Operations SpecialistUS, CA, Santa Clara
  • Senior Technical Program Manager - DGX CloudUS, CA, Santa Clara
  • Senior ASIC Design Engineer - XBAR IPIndia, Bengaluru
  • Senior GPU Floorplan Design EngineerIndia, Bengaluru
  • Senior Software Engineer - Kubernetes AI SchedulerIsrael, Tel Aviv
  • Principal Software Engineer - Kubernetes AI SchedulerIsrael, Tel Aviv
  • Senior HPC Support Engineer - Compute and GPU PlatformUS, CA, Remote

More Semiconductor roles

  • Physical Design EngineerApple · Cupertino
  • Design Verification EngineerApple · San Francisco Bay Area
  • Senior Design Verification Engineer, Networking, Google CloudGoogle · Tel Aviv, Israel
  • Silicon Validation Engineer, Google CloudGoogle · Haifa, Israel
  • Senior Analog Design Engineer, Google CloudGoogle · Tel Aviv, Israel
  • DFT Engineer, Google CloudGoogle · Sunnyvale, CA, USA
  • Senior Silicon Validation Engineer, Electrical, Cloud SiliconGoogle · Bengaluru, Karnataka, India
  • Senior Silicon Validation Engineer, Cloud SiliconGoogle · Bengaluru, Karnataka, India
  • IP DFT EngineerGoogle · Sunnyvale, CA, USA
  • Analog Design Lead - Custom Silicon ManagementApple · Cupertino