SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-27 12:00 UTC·© 2025–2026 RoleSuite
← Back to listings

Senior ASIC Design Engineer - Agentic AI

NVIDIA · US, CA, Santa Clara

NVIDIA is seeking ASIC Design Engineers with experience in agentic AI to help design and implement the world's leading SoC's and GPU's. As part of NVIDIA's "AI for chip design" team, you will have the opportunity to tap into the unlimited potential of AI and change the landscape of chip design at NVIDIA and throughout the industry. This position offers the opportunity to have a real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of exceptional people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. Our team operates at the intersection of research, engineering, and product development, transforming innovative ideas and research breakthroughs into real-world solutions. If you're passionate about the latest research and cutting-edge technologies shaping generative AI, this role and team offer a great opportunity to be at the forefront of innovation.

What you'll be doing:

  • As a member of the GPU Design Methodology team, you will document and deliver design guidelines that will help the ASIC team implement high performance, area and power efficient RTL to achieve design targets and specifications.

  • As part of the AI for Chip Design team, you will develop agentic AI solutions to craft the micro-architecture, implement the RTL, and deliver a fully verified, synthesis/timing clean design.

  • Collaborate and coordinate with other designers as well as tool and flow owners to make sure design guidelines and agentic solutions meet their requirements.

  • Make a difference by using AI technologies to tackle complex problems in chip design, driving innovation and meaningful impact across the industry.

  • Drive impact by designing and deploying LLM-powered solutions for engineering assistants and multi-turn, multi-modal dialogue systems.

  • Stay ahead by engaging with the latest advancements in machine learning and AI to create powerful solutions.

What we need to see:

  • Master's or PhD degree in Electrical Engineering, Computer Science/Engineering, or a related field (or equivalent experience).

  • 8+ years of meaningful work experience.

  • Experience in micro-architecture and RTL development (Verilog) in complex designs.

  • Deep understanding of ASIC design flow including RTL design, verification, logic synthesis and timing analysis.

  • Exposure to Digital systems and VLSI design, Computer Architecture, and Computer Arithmetic is required.

  • Proficiency in rapid prototyping using Python with strong foundational knowledge of data structures, algorithms, and software engineering principles.

  • Experience with fine-tuning large language models, building advanced multi-agent systems, RAG pipelines and vector databases.

  • Strong analytical, communication, and interpersonal skills, with a proven track record to thrive in dynamic, product-focused, and distributed teams.

  • A proactive approach to problem-solving and a willingness to acquire new skills and knowledge as needed to achieve results.

NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking people in the world working for us. We inspire our engineers to build solutions for the problems faced by our customers. Are you creative? Do you love the challenge of continuously crafting the fastest, most efficient GPUs while driving innovation across multiple fields? If so, we want to hear from you.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until June 30, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Semiconductor pay context

Based on 284 disclosed Semiconductor salaries on RoleSuite, the role pays a median of $180K/year, with most offers between $148K and $209K (10th–90th percentile: $132K–$238K).

See the full Semiconductor salary breakdown →
Apply →

Other roles at NVIDIA

  • Senior Deep Learning Research Engineer – Multimedia GPU teamIndia, Bengaluru
  • Director, Engineering Operations and Site Reliability Engineering - Datacenter Server SystemsUS, CA, Santa Clara
  • Senior SoC Subsystem and I/O Architect - LPUUS, CA, Remote
  • Principal Software Engineer, E2E Performance and Goodput — CSP EngagementsUS, CA, Santa Clara
  • Principal Software Engineer, At-Scale Reliability and Fleet Intelligence — CSP EngagementsUS, CA, Santa Clara
  • Principal Software Engineer, GPU Firmware and GPU System Software — CSP EngagementsUS, CA, Santa Clara
  • Principal Software Engineer, Rack-Scale System Software — CSP EngagementsUS, CA, Santa Clara
  • Senior Global Account Manager, Game DevelopersUS, CA, Santa Clara
  • System Software Engineer - OpenBMCIndia, Bengaluru
  • ASIC Design EngineerIndia, Bengaluru

More Semiconductor roles

  • SRAM Circuit Design EngineerApple · Santa Clara
  • Sr. Technical Project Lead (Silicon Engineering)SpaceX · Sunnyvale, CA
  • Sr. Technical Project Lead (Silicon Engineering)SpaceX · Irvine, CA
  • Sr. Technical Project Lead (Silicon Engineering)SpaceX · Austin, TX
  • Sr. Technical Project Lead (Silicon Engineering)SpaceX · Redmond, WA
  • FPGA (Field-Programmable Gate Array) EngineerGrvty · Herndon, Virginia, United States
  • ISP EngineerGoNetspeed · New Gloucester, Maine
  • Pre-Silicon Validation Engineer, Cloud SiliconGoogle · Bengaluru, Karnataka, India
  • Senior ASIC Physical Design Engineering Technical LeadCisco · San Jose, California, US
  • ASIC Design Verification Engineer, Technical LeaderCisco · San Jose, California, US