SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-26 17:00 UTC·© 2025–2026 RoleSuite
← Back to listings

SRAM Layout Engineer

Samsung Electronics · SSIR, Goldstone, Bangalore, India

Position Summary

About Samsung Semiconductor India Research (SSIR)

With a wide range of industry-leading semiconductor solutions, we are enabling innovative growth in market segments in component solutions, featuring industry-leading technologies in System LSI, Memory and Foundry. Our engineers are offered a foundation to work on cutting-edge technologies such as Foundation IP Design, Mobile SoCs, Storage Solutions, AI/ML, 5G/ 6G solutions, Neural processors, Serial Interfaces, Multimedia IPs and much more.

As one of the largest R&D centers outside Korea for Samsung Electronics, we take pride in our ability to work on some of the cutting edge technologies. Our engineers get to work across diverse domains, projects, products, clients, people and countries, and conduct research in new and emerging technology areas. Innovation and creativity are highly valued at this innovation hub, as we strive towards providing high reliability; high performance and value added services that enable Samsung Electronics deliver world-class products.

Role and Responsibilities

· Must have 4 - 8 years of experience in SRAM Layout in advanced CMOS process

· Should be able to perform SRAM Memory layout development and physical verification activities for complex designs as per provided specifications.

· Should have expertise in layout area and routing optimization, design rules, yield and reliability issues.

· Good understanding of layout fundamentals i.e. Electro-migration, Latch-up, coupling, crosstalk, IR-drop, parasitic analysis, matching, shielding, etc.

· Should have adequate knowledge of schematics, interface with circuit designer and CAD team.

· Understanding layout effects on the circuit such as speed, capacitance, power and area etc.,

Skills and Qualifications

Experience – 4 to 8 Years of experience

Qualifications

  • B.Tech/B.E/M.Tech/M.E

Disclaimer

Samsung Semiconductor India Research (SSIR), a division of Samsung R&D India - Bangalore Pvt. Ltd is dedicated to employing a diverse workforce and providing Equal Employment Opportunity to all individuals, regardless of their religion, gender, age, marital status, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.

* Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here.

Semiconductor pay context

Based on 286 disclosed Semiconductor salaries on RoleSuite, the role pays a median of $177K/year, with most offers between $143K and $206K (10th–90th percentile: $129K–$238K).

See the full Semiconductor salary breakdown →
Apply →

Other roles at Samsung Electronics

  • Analog Circuit Design - IO Design EngineerSSIR, Goldstone, Bangalore, India
  • SRAM QA EngineerSSIR, Goldstone, Bangalore, India
  • Analog Circuit Design Lead Engineer-HSISSIR, Goldstone, Bangalore, India
  • Analog Circuit Design QA Lead EngineerSSIR, Goldstone, Bangalore, India
  • STD Cell QA EngineerSSIR, Goldstone, Bangalore, India
  • SRAM QA EngineerSSIR, Goldstone, Bangalore, India
  • Library Design EngineerSSIR, Goldstone, Bangalore, India
  • Senior Product Manager for Mobile PaymentOne Pennsylvania Plaza, 26th Floor, New York, NY, USA
  • Senior Product Manager for Digital IDOne Pennsylvania Plaza, 26th Floor, New York, NY, USA
  • AI EngineerWisma GKBI, Jakarta, Indonesia

More Semiconductor roles

  • ISP EngineerGoNetspeed · New Gloucester, Maine
  • Pre-Silicon Validation Engineer, Cloud SiliconGoogle · Bengaluru, Karnataka, India
  • Principal Electrical Engineer FPGA/ASIC (Remote)RTX · US-TX-REMOTE
  • Principal Photonic Integrated Circuit Design EngineerRTX · US-MD-COLUMBIA-7100 ~ 7100 Columbia Gateway Dr ~ COLUMBIA GATEWAY, Ste 160
  • Senior Photonic Integrated Circuit Design EngineerRTX · US-MD-COLUMBIA-7100 ~ 7100 Columbia Gateway Dr ~ COLUMBIA GATEWAY, Ste 160
  • ASIC Design EngineerNVIDIA · India, Bengaluru
  • ASIC Design and STA EngineerNVIDIA · India, Bengaluru
  • Senior PCIe Design Verification EngineerNVIDIA · Taiwan, Taipei
  • Formal Verification Engineer - New College GraduateNVIDIA · India, Gurugram
  • Digital Design Engineer - Level 5 - LinthicumNorthrop Grumman · United States-Maryland-Linthicum