SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-10 12:00 UTC·© 2025–2026 RoleSuite
RoleSuite
CompaniesSalariesRemoteCitiesAboutMethodology

SemiJobs / Page 23

Semiconductor & Chip Design Jobs — Page 23 of 31

More semiconductor jobs, sourced directly from official career pages. ← Back to SemiJobs

  • Senior SOC Design EngineerNVIDIA · India, Bengaluru
  • Layout EngineerFord Motor Company · Chennai, Tamil Nadu
  • Circuit Design Engineer II, AvionicsLockheed Martin · Littleton, Colorado
  • Principal Engineer, ASIC Development Engineering (Front End CAD -RTL Integration, Lint, CDC)Sandisk · Bengaluru, KA, India
  • R&D IC Design EngineerBroadcom · USA-CA Irvine Alton Parkway Bldg 2
  • ASIC Verification EngineerBroadcom · ISR-Tel Aviv University
  • ASIC DFT Engineering Technical Leader | Scan, ATPG, MBISTCisco · Bangalore, India
  • ASIC Engineering Technical Leader- STACisco · San Jose, California, US
  • ASIC EngineerCisco · Bangalore, India
  • Physical Design StudentNVIDIA · Israel, Yokneam
  • ASIC Physical Design EngineerNVIDIA · Taiwan, Hsinchu
  • Senior Photonic Layout Design EngineerNVIDIA · US, CA, Santa Clara
  • RTL Design EngineerSamsung Electronics · SSIR, Goldstone, Bangalore, India
  • IP Design Verification EngineerSamsung Electronics · SSIR, Goldstone, Bangalore, India
  • IP RTL Design EngineerSamsung Electronics · SSIR, Goldstone, Bangalore, India
  • Senior FPGA Verification EngineerAnduril Industries · Costa Mesa, California, United States
  • Sr Technologist, ASIC Development Engineering Sandisk · Bengaluru, KA, India
  • Junior SOC Design Verification Engineer, Google CloudGoogle · Tel Aviv, Israel
  • Senior Design Verification EngineerMicrosoft · United States, California, Mountain View
  • Silicon Validation Power and Performance EngineerGoogle · Tel Aviv, Israel
  • Wireless FPGA Prototype Design EngineerApple · San Francisco Bay Area
  • SoC Logic Design EngineerIntel · India, Bangalore
  • IP Verification EngineerIntel · India, Bangalore
  • Senior Testchip SoC Physical Design Engineer (Integration & Methodology)Intel · US, Oregon, Hillsboro
  • SoC Design EngineerIntel · US, Texas, Austin
← Prev1…2122232425…31Next →