SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-16 05:00 UTC·© 2025–2026 RoleSuite
← Back to listings

CPU RTL Design Engineer III

Google · Bengaluru, Karnataka, India

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

As a CPU Micro-architecture and RTL Design Engineer, you will be a key member of the team responsible for enhancing our next-generation RISC-V processor cores. In this role, you will focus on implementing architecture features, including standard or custom RISC-V ISA extensions. You will leverage your deep expertise in CPU pipeline design to optimize and scale our existing core architecture while meeting power, performance, and area (PPA) goals.

The Platforms and Devices team encompasses Google's various computing software platforms across environments (desktop, mobile, applications), as well as our first party devices and services that combine the best of Google AI, software, and hardware. Teams across this area research, design, and develop new technologies to make our user's interaction with computing faster and more seamless, building innovative experiences for our users around the world.

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 4 years of professional experience in ASIC/SoC digital design using SystemVerilog.
  • Experience working on multi-stage, high-performance CPU pipelines and optimizing them for area, power, and timing.
  • Experience in logic design through coursework or industry experience.
  • Experience with RISC-V architecture and ISA extensions.
  • Experience with micro-architecture and RTL design experience in one CPU pipeline stage (e.g., Instruction Fetch Unit (IFU), Decode/Issue/Execution units, or Load-Store Unit (LSU)).

Preferred qualifications:

  • Master’s or PhD degree in Electrical Engineering or Computer Science.
  • Experience with modern processor microarchitecture and related technologies and algorithms, through academic projects or industry experience.
  • Knowledge of programming languages, such as C, C++, and Python.
  • Knowledge of general purpose operating systems, such as Linux or Android.

Semiconductor pay context

Based on 299 disclosed Semiconductor salaries on RoleSuite, the role pays a median of $180K/year, with most offers between $145K and $215K (10th–90th percentile: $132K–$243K).

Google ranks among the higher-paying employers for this role, at a $200K median across 50 disclosed postings.

See the full Semiconductor salary breakdown →
Apply →

Other roles at Google

  • Director, Product Management, Workspace MonetizationSunnyvale, CA, USA
  • Technical Program Management, Privacy Centric MeasurementBengaluru, Karnataka, India
  • Product Manager, Core Experiences XR AppSan Jose, CA, USA
  • Customer Solutions Engineering, gTech AdsBengaluru, Karnataka, India
  • Account Strategist, MMS, Google Customer Solutions (French, English)Dublin, Ireland
  • Field Sales Representative, Startups, Google Cloud (English, Mandarin)Taipei, Taiwan
  • Silicon Design Verification Engineer ll, Google CloudBengaluru, Karnataka, India
  • Technical Lead, ServiceNow ITAM Transformation, CorpEngHyderabad, Telangana, India
  • Staff Software Engineer, Android Embedded SoftwareBengaluru, Karnataka, India
  • Product Data Scientist Manager, Play AppsBengaluru, Karnataka, India

More Semiconductor roles

  • Silicon Emulation EngineerWaymo · Mountain View, CA, USA
  • GPU Performance EngineerCoreWeave · Sunnyvale, CA / Bellevue, WA
  • CAD Engineer - Static Timing Analysis & Physical DesignApple · Haifa
  • Senior DFT EngineerNVIDIA · US, CA, Santa Clara
  • Senior DFX Power Methodology EngineerNVIDIA · US, CA, Santa Clara
  • Senior Applied AI and AI Infrastructure Engineer - Chip Design and DFXNVIDIA · US, CA, Santa Clara
  • Senior Mixed Signal Circuit Design EngineerNVIDIA · Taiwan, Hsinchu
  • ASIC Verification EngineerCisco · Cairo Al Qahirah, Egypt
  • Mixed-Signal Design DeveloperCisco · Kanata, Ontario, Canada
  • ASIC EngineerCisco · Bangalore, India