SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-07-03 18:00 UTC·© 2025–2026 RoleSuite
← Back to listings

CPU Design Engineer

Intel · India, Bangalore

Job Details:

Job Description: 

You will be part of Intel Core RTL Design Team working on Intel latest CPU s design on the World s leading process technologies. Roles and Responsibilities: •Understand feature specifications from Architects, and design and implement Core RTL features independently •Develop micro architectural specifications •Apply design methodologies, tools, and AI-enabled techniques to optimize RTL for power, performance, area, and timing (PPA) while ensuring design integrity for physical implementation •Collaborate with Validation teams to review verification plans and ensure correct feature coverage •Work closely with Back-End teams to evaluate design trade-offs across area, timing, and power •Drive feature/design forums, analyze options, and provide data-driven recommendations to management

Qualifications:

•Master's degree in Electronics or Computer Engineering with 5+ years of experience, or •Bachelor's degree with 6+ years of experience in RTL design Preferred Qualifications: •Strong understanding of digital design fundamentals and x86 architecture/ISA, including integer and floating-point operations •Experience in one or more domains: Execution units (Integer/FP), Cache, Power Management, Memory •Proficiency in Verilog/System Verilog, and experience with simulation/debug tools such as Verdi •Familiarity with static verification tools (Lint, CDC, RDC, UPF, integration flows) •Strong problem-solving skills, self-motivation, and excellent written/verbal communication •Proven ability to work effectively in a fast-paced, cross-site collaborative environment

          

Job Type:

Experienced Hire

Shift:

Shift 1 (India)

Primary Location: 

India, Bangalore

Additional Locations:

Business group:

Silicon and Platform Engineering Group (SPE): Deliver breakthrough silicon and platform solutions that deliver industry-leading products today while also defining the next generation of computing experiences.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Semiconductor pay context

Based on 251 disclosed Semiconductor salaries on RoleSuite, the role pays a median of $184K/year, with most offers between $148K and $206K (10th–90th percentile: $132K–$237K).

Intel ranks among the higher-paying employers for this role, at a $177K median across 52 disclosed postings.

See the full Semiconductor salary breakdown →
Apply →

Other roles at Intel

  • Module Equipment TechnicianMalaysia, Kulim
  • Business Project/Program ManagerPRC, Chengdu
  • Physical Design EngineerMalaysia, Penang
  • Physical Design EngineerIndia, Bangalore
  • Senior Staff EDA Tools Hardware EngineerMalaysia, Penang
  • Program Manager - Sales ExcellenceIndia, Bangalore
  • E-Core (Atom) CPU Layout Design EngineerMalaysia, Penang
  • Package and PCB Layout EngineerIsrael, Haifa
  • Post Silicon Validation StudentIsrael, Haifa
  • Defect Review TechnicianMalaysia, Penang

More Semiconductor roles

  • Senior Silicon Validation EngineerGoogle · Mountain View, CA, USA
  • Chip Design EngineerNVIDIA · Israel, Tel Aviv
  • Senior ASIC EngineerNVIDIA · China, Shanghai
  • SRAM Circuit Design EngineerNVIDIA · India, Bengaluru
  • Chip Design Verification EngineerNVIDIA · Israel, Tel Aviv
  • ASIC EngineerCisco · Taipei, Taiwan
  • ASIC EngineerCisco · Bangalore, India
  • Technologist, Mask Design Engineering Sandisk · Bengaluru, KA, India
  • Piping Layout EngineerKBR · Chennai, Tamil Nadu, India
  • Director - Post-Silicon Validation (Functional)Graphcore · Austin, Texas, United States