SemiJobs / Page 12

Semiconductor & Chip Design Jobs — Page 12 of 31

More semiconductor jobs, sourced directly from official career pages. ← Back to SemiJobs

• ASIC Design Engineer, ClocksNVIDIA · China, Shanghai
• Associate Engineer - IC DesignSilicon Labs · Hyderabad
• Lead CPU Design EngineerIntel · US, Arizona, Phoenix
• Junior CPU Design Verification EngineerIntel · US, Texas, Austin
• Post Silicon Validation StudentIntel · Israel, Haifa
• Mixed Signal IP Verification EngineerIntel · India, Bangalore
• Physical Design EngineerIntel · India, Bangalore
• Senior ASIC Power and Thermal EngineerNVIDIA · India, Bengaluru
• Senior CPU Performance Developer Technology EngineerNVIDIA · Switzerland, Remote
• Circuit Design Engineer - New College Grad 2026NVIDIA · US, CA, Santa Clara
• ASIC Verification EngineerNVIDIA · India, Bengaluru
• Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)SpaceX · Austin, TX
• Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)SpaceX · Irvine, CA
• Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)SpaceX · Sunnyvale, CA
• CPU Logic Design Engineer, Google CloudGoogle · Tel Aviv, Israel
• Sr. ASIC Engineer III, Annapurna LabsAmazon · Cupertino, California, USA
• ASIC Engineer II, Cloud-Scale Machine Learning Acceleration team Amazon · Cupertino, California, USA
• Sr. SDE - CPLD / FPGAAmazon · Cupertino, California, USA
• [EMN] ASIC Layout Design EngineerBosch · Hanoi, , Vietnam
• Principal Engineer, ASIC Development Engineering (SOC Verification)Sandisk · Bengaluru, KA, India
• Analog Design EngineerBoeing · USA - Huntsville, AL
• Spacecraft Field Programmable Gate Array (FPGA) Engineer - Millennium Space SystemsBoeing · USA - El Segundo, CA
• Senior ASIC DV EngineerBroadcom · USA-CA San Jose Innovation Drive
• Analog Mixed-Signal High-Speed Design EngineerBroadcom · USA-California-San Jose-1320 Ridder Park Drive
• ASIC Design Verfication Engineer II (Full Time) - United StatesCisco · San Jose, California, US