SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-10 20:00 UTC·© 2025–2026 RoleSuite
← Back to listings

RTL Design and Integration Engineer

Google · Sunnyvale, CA, USA

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

Join the team designing and developing the On-Chip Network of Google's next-generation Tensor Processing Units (TPUs), the custom-built accelerators powering our AI and machine learning workloads in datacenters. You will be responsible for the microarchitecture, design, implementation, and integration of key digital logic blocks within the TPU. This role requires close collaboration with cross-functional teams, including Verification, Physical Design, Validation, and Firmware, to deliver cutting-edge hardware. You will own critical design deliverables, help with integration efforts, and contribute to the continuous improvement of our design methodologies and flows.


As an RTL Design Engineer on the TPU team, you will be a key contributor to the development of Google's AI accelerators. You will leverage your expertise in digital logic design, computer architecture, and RTL coding to create innovative and efficient hardware solutions.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $116000 - $166000 (USD) + 15% bonus target + bonus + equity + benefits

Learn more about benefits at Google.

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 1 year of experience in RTL design.
  • Experience with digital design and microarchitecture design.
  • Cross-functional experience with DV and PD teams.

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • 4 years of RTL design experience.
  • 4 years of RTL design experience and architecting RTL solutions.
  • Experience with Linting, CDC, RDC, LEC.
  • Experience with Scripting languages (i.e. Python or Perl).
  • Experience optimizing RTL solutions, RTL design methodologies and automate front-end engineering flows.

Semiconductor pay context

Based on 291 disclosed Semiconductor salaries on RoleSuite, the role pays a median of $177K/year, with most offers between $147K and $210K (10th–90th percentile: $130K–$242K).

Google ranks among the higher-paying employers for this role, at a $200K median across 44 disclosed postings.

This posting lists $116K–$166K, below the $177K market median.

See the full Semiconductor salary breakdown →
Apply →

Other roles at Google

  • Software Engineer III, Android, Chrome OSSan Jose, CA, USA
  • Analytical Lead, Travel, Large Customer SalesNew York, NY, USA
  • Senior Software Engineer, Embedded, Pixel GraphicsMountain View, CA, USA
  • Sales Manager, Customer Onboarding, Google Customer SolutionsNew York, NY, USA
  • Senior Software Engineer, Recommendations, Search IntelligenceMountain View, CA, USA
  • Global Media Sales DirectorNew York, NY, USA
  • Security Sales Specialist Manager III, Google CloudChicago, IL, USA
  • Software Engineer III, Mobile (Android), XRSan Jose, CA, USA
  • Software Engineer III, Mobile (iOS), XRSan Jose, CA, USA
  • Software Engineering Manager II, Infrastructure, Google Cloud StorageSeattle, WA, USA

More Semiconductor roles

  • ASIC Design Verification Engineer Waymo · Mountain View, CA, USA
  • Physical Design EngineerCerebras Systems · Sunnyvale, CA
  • Senior WAN & ISP Engineer – Paris RegionMistral · Paris
  • Senior Design Verification EngineerJobgether · US
  • Senior Chip Design EngineerNVIDIA · Israel, Tel Aviv
  • Senior ASIC Physical Design Engineer, NetlistingNVIDIA · US, CA, Santa Clara
  • Senior Package Layout Engineer - HardwareNVIDIA · US, CA, Santa Clara
  • Senior Formal Verification EngineerNVIDIA · US, CA, Santa Clara
  • Physical Design Backend EngineerNVIDIA · Israel, Yokneam
  • Senior Design Engineer, Coherent High Speed InterconnectNVIDIA · US, CA, Santa Clara