SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-10 10:00 UTC·© 2025–2026 RoleSuite
RoleSuite
CompaniesSalariesRemoteCitiesAboutMethodology

SemiJobs / Page 9

Semiconductor & Chip Design Jobs — Page 9 of 31

More semiconductor jobs, sourced directly from official career pages. ← Back to SemiJobs

  • Principal Electrical Engineer - ASIC/FPGA Verification (Onsite)RTX · US-IA-CEDAR RAPIDS-166 ~ 855 35Th St NE ~ BLDG 166
  • Senior Electrical Engineer - ASIC/FPGA Verification (Onsite)RTX · US-IA-CEDAR RAPIDS-166 ~ 855 35Th St NE ~ BLDG 166
  • Principal Electrical Engineer – DSP ASIC/FPGA (Onsite)RTX · US-IA-CEDAR RAPIDS-166 ~ 855 35Th St NE ~ BLDG 166
  • Senior Electrical Engineer – DSP ASIC/FPGA (Onsite)RTX · US-IA-CEDAR RAPIDS-166 ~ 855 35Th St NE ~ BLDG 166
  • Principal Electrical Engineer - ASIC/FPGA (Onsite)RTX · US-IA-CEDAR RAPIDS-166 ~ 855 35Th St NE ~ BLDG 166
  • Sr Electrical Engineer - ASIC/FPGA (Onsite)RTX · US-IA-CEDAR RAPIDS-166 ~ 855 35Th St NE ~ BLDG 166
  • ASIC/FPGA Verification Engineer IVLockheed Martin · Multiple Locations
  • Senior Staff Post-Silicon EngineerIntel · Virtual Canada
  • Analog Mixed Signal Design EngineerIntel · Virtual Canada
  • Physical Design EngineerIntel · India, Bangalore
  • Physical Design Flow EngineerTenstorrent · United States
  • CPU Verification Fellow, RISC-V High-Performance ProcessorTenstorrent · United States
  • Lead CPU Design Verification Engineer, SiliconGoogle · Portland, OR, USA
  • Design Verification EngineerApple · Cupertino
  • SoC Physical Design Methodology EngineerApple · San Jose
  • SoC Physical Design Methodology EngineerApple · Beaverton
  • SoC Physical Design Methodology EngineerApple · San Jose
  • DFT Engineer (M, F, D)Apple · Munich
  • Early Career — DFT Engineer (M, F, D)Apple · Munich
  • Sr. Physical Design Engineer - Static Timing Analysis, Annapurna Labs, Cloud Scale Machine LearningAmazon · Cupertino, California, USA
  • High-Speed Digital Design EngineerThe Aerospace Corporation · El Segundo, CA
  • Subject Matter Expert Electronics Design and Analysis Engineer (Electronic Packaging Design)Boeing · USA - El Segundo, CA
  • Electrical Schematic Designer/Concepteur de schémas électriquesCaterpillar · Laval, Quebec
  • Mixed Signal Design EngineerCiena · Ottawa
  • ASIC Engineer Co-op (Sept 2026, 4 Months)Ciena · Ottawa
← Prev1…7891011…31Next →