SemiJobs
RoleSuite
CompaniesRemoteAboutMethodologyContactPrivacy
Updated 2026-06-10 21:00 UTC·© 2025–2026 RoleSuite
← Back to listings

Senior CAD Engineer, RTL Design, Silicon, Google Cloud

Google · Sunnyvale, CA, USA

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

As a Senior Engineer within Google's silicon team, you will help deliver products that have a substantive impact on the technical infrastructure that powers Google. You will provide leadership to a group of engineers in an innovative and changing environment with a focus on infrastructure for chip design. You will also lead technical projects from the concept/planning stage through execution and delivery.

In this role, you will help the organization to accelerate delivery of designs for the next generation TPUs and other chips. Leveraging your technical and leadership expertise, you lead end-to-end chip design process improvement projects.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $163000 - $237000 (USD) + 15% bonus target + bonus + equity + benefits

Learn more about benefits at Google.

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering or a related field, or equivalent practical experience.
  • 8 years of experience with SystemVerilog, hardware design, automation, design verification test.
  • 5 years of experience working with Computer-aided design (CAD).

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science or a related field.
  • Experience planning, coding, and deploying new tools and flows to users.
  • Knowledge of the chip design process and methodology for RTL quality.
  • Ability to present and explain novel methods to users.

Semiconductor pay context

Based on 293 disclosed Semiconductor salaries on RoleSuite, the role pays a median of $177K/year, with most offers between $148K and $210K (10th–90th percentile: $130K–$243K).

Google ranks among the higher-paying employers for this role, at a $200K median across 44 disclosed postings.

This posting lists $163K–$237K, above the $177K market median.

See the full Semiconductor salary breakdown →
Apply →

Other roles at Google

  • Software Engineer III, Android, Chrome OSSan Jose, CA, USA
  • Analytical Lead, Travel, Large Customer SalesNew York, NY, USA
  • RTL Design and Integration EngineerSunnyvale, CA, USA
  • Senior Software Engineer, Embedded, Pixel GraphicsMountain View, CA, USA
  • Sales Manager, Customer Onboarding, Google Customer SolutionsNew York, NY, USA
  • Senior Software Engineer, Recommendations, Search IntelligenceMountain View, CA, USA
  • Global Media Sales DirectorNew York, NY, USA
  • Security Sales Specialist Manager III, Google CloudChicago, IL, USA
  • Software Engineer III, Mobile (Android), XRSan Jose, CA, USA
  • Software Engineer III, Mobile (iOS), XRSan Jose, CA, USA

More Semiconductor roles

  • ASIC Design Verification Engineer Waymo · Mountain View, CA, USA
  • Physical Design EngineerCerebras Systems · Sunnyvale, CA
  • Senior WAN & ISP Engineer – Paris RegionMistral · Paris
  • Senior Design Verification EngineerJobgether · US
  • Senior Chip Design EngineerNVIDIA · Israel, Tel Aviv
  • Senior ASIC Physical Design Engineer, NetlistingNVIDIA · US, CA, Santa Clara
  • Senior Package Layout Engineer - HardwareNVIDIA · US, CA, Santa Clara
  • Senior Formal Verification EngineerNVIDIA · US, CA, Santa Clara
  • Physical Design Backend EngineerNVIDIA · Israel, Yokneam
  • Senior Design Engineer, Coherent High Speed InterconnectNVIDIA · US, CA, Santa Clara